Hasan KurşunHasan Kurşun
ProjectsDocsPapersBlogAboutContact
Projects/RTL & IP

uart

UART with AXI4-Lite CSRs for FPGA and ASIC — TX/RX FIFOs, programmable framing and baud rate, sticky error flags.

UARTAXI4-LiteFIFO
View on GitHub Documentation

© 2026 Hasan Kurşun. Built with Kelvin UI.

ProjectsDocsPapersBlogAboutContact
PrivacyTerms